Circuit Transformer: End-to-end Circuit Design by Predicting the Next Gate


Xihan Li¹, Xing Li², Lei Chen², Xing Zhang², Mingxuan Yuan² and Jun Wang¹

1. Department of Computer Science, University College London

Recent advances in large language models (LLMs) have computationally mastered human language through predictive modeling. Extending this concept to electronic design, we explore the idea of a "circuit model" trained on circuits to predict the next logic gate, addressing structural complexities and equivalence constraints. By encoding circuits as memory-less trajectories and employing equivalence-preserving decoding, our trained "Circuit Transformer" with 88M parameters outperforms existing neural approaches in both feasibility and optimality.

1. Neural Encoding of Circuits


Circuits are "unfolded" as a depth-first traversal trajectory. Allow redundancy for the ease of neural decoding. Tree positional encodings to indicate the position of nodes.




2. Circuit Model: Predict the Next Gate


Circuit model: $P(s_t | s_1, ..., s_{t-1})$, the probability of each gate or input at step t, given the previous t - 1 nodes.

Design circuits via simply predicting the next logic gate, just like what large language models do to master human languages!



Logic Synthesis






The pipeline of Circuit Transformer that generates a new circuit that is strictly equivalent to an existing one. The backtracking programming module acts as a masking layer at the end of the Transformer decoder.

3. Generating Circuits with Equivalence Preserved

In this work, we pay special attention to step-by-step generation of circuits (with encodings s_1, \dots, s_n) that are strictly equivalent to an existing circuit g. To achieve this, we apply backtrack programming in each step t to find feasible candidates $s_t \in S_t$, so that s_t will not result in a violation of equivalence constraints (so the "cutoff" properties" $F(s_1, ..., s_t; g)$ holds). In this way, we remodel the constrained generation problem as

> **Find** $s_1, ..., s_n$ **s. t.** $F(s_1, ..., s_t; g)$ holds, t = s_1, \ldots, s_n represents a unique circuit

We find that such a process can be implemented efficiently with our proposed neural encoding, together with three-valued logic and short-circuit evaluation.



4. Experiments

We supervisedly trained a Circuit Transformer on random circuits to solve the circuit size minimization problem, generating equivalent yet more compact forms of input circuits.

Evaluation: both on synthetic circuits and real IWLS benchmarks Baselines: Two other popular circuit encodings

| Methods | Random cir | cuits | IWLS FFWs | | |
|------------------------------------|-----------------------|----------------------------|-----------------------|----------------------------|--|
| wieulous | Unsuccessful cases | Average circuit size | Unsuccessful cases | Average circuit size | |
| Boolean Chain | 5.07% (5.07%) | 15.25 | 11.36% (11.26%) | 17.24 | |
| Boolean Chain (beam size $= 16$) | 2.16% (2.16%) | 14.89 | 6.34% (6.29%) | 17.15 | |
| Boolean Chain (beam size $= 128$) | 1.91% (1.91%) | 14.87 | 5.97% (5.94%) | 17.15 | |
| AIGER | 4.32% (4.32%) | 15.14 | 8.35% (7.77%) | 17.19 | |
| AIGER (beam size $= 16$) | 1.85% (1.85%) | 14.87 | 4.62% (4.37%) | 17.12 | |
| AIGER (beam size = 128) | 1.71% (1.71%) | 14.86 | 4.24% (3.99%) | 17.12 | |
| Circuit Transformer w/o TPE | 2.14% (0%) | 15.02 | 6.63% (0%) | 17.33 | |
| Circuit Transformer | 1.14% (0%) | 14.79 | 4.76% (0%) | 17.17 | |
| Circuit Transformer ($K = 10$) | 0.20% (0%) | 14.02 | 2.83% (0%) | 16.92 | |
| Circuit Transformer ($K = 100$) | 0.17% (0%) | 13.73 | 2.63% (0%) | 16.73 | |
| Resyn2 (ground truth for training) | / | 14.56 | / | 16.82 | |

Our proposed approach outperforms existing approaches in both feasibility and optimality.



Scan the QR code for the full paper, poster and future updates. Or visit:

https://snowkylin.github.io/publications

Correspondence email: xihan.li@cs.ucl.ac.uk





Logic Synthesis with Generative Deep Neural Networks

Xihan Li¹, Xing Li², Lei Chen², Xing Zhang², Mingxuan Yuan² and Jun Wang¹

1. Department of Computer Science, University College London

In this work, we introduced the first logic synthesis operator powered by generative deep neural networks. More specifically, a rewriting operator is developed based on the Circuit Transformer model, named ctrw (Circuit Transformer Rewriting), which incorporates the following techniques: (1) a two-stage training scheme for the Circuit Transformer tailored for logic synthesis, with iterative improvement of optimality through selfimprovement training; (2) integration of the Circuit Transformer with state-of-the-art rewriting techniques to address scalability issues, allowing for guided DAG-aware rewriting. Experimental results on the IWLS 2023 contest benchmark demonstrate the effectiveness of our proposed rewriting methods.

1. Train a Circuit Transformer for Small-sized Logic Synthesis

End-to-end, supervised learning with:

- **Input:** randomly generated circuits with unique canonicalizations (realistic circuits do NOT work well)
- **Output:** optimized circuits with existing optimizers (resyn2)

2. Circuit Size Minimization as a Markov Decision Process

We can minimize the number of AND gates of the generated circuit by attaching an immediate reward function $R(s_1, \dots, s_t, s)$ to the generation of token s at step t, so that the generation process can be modelled as an MDP.

- State at step $t: g_1, \dots, g_t$
- Action: g
- Immediate reward: $R(g_1, ..., g_t, g) = \Delta + \begin{cases} -1, g = \Lambda \text{ or } g = \overline{\Lambda} \\ 0, \text{ otherwise} \end{cases}$


(In which Δ reflects the refinement of equivalent node merging)

Cumulative reward: negative number of AND nodes in the generated circuits



Scan the QR code for the full paper, poster and future updates. Or visit: https://snowkylin.github.io/publications Correspondence email: xihan.li@cs.ucl.ac.uk


2. Huawei Noah's Ark Lab, Hong Kong, China



3. Iterative Self-Improvement Training

Iteratively fine-tune the model to generate more compact circuits with Monte-Carlo tree search (MCTS) based self-improving.

- **Training stage:** fine-tune the model with parallel data
- **Improvement stage**: generate new parallel data with finetuned model and MCTS





4. Cooperate Circuit Transformer with Fanout-**Free Window Rewriting**

We leverage the fanout-free window rewriting framework in [2], and apply our trained Circuit Transformer with self-improvement to replace each fanout-free window by a more compact one. MCTS can also be applied during the rewriting. Such replacement enables additional flexibility that the replaced circuit does not require to be equivalent to the sub-circuit it replaces. [2] <u>https://ieeexplore.ieee.org/document/10247727</u>

5. Guided DAG-aware Rewriting

We refined the immediate reward to reflect the node merging in the rewriting process. Then MCTS is guided by the reward function to minimize the size of final rewritten circuit after node merging.





Tokei

6. Experiments

Methods

Drw Rewriting (ABC) MFFW Rewriting (in Pythor Ctrw (w/o self-improvement Ctrw

Ctrw with MCTS

Ctrw with MCTS and guide aware Rewriting

Our proposed approach successfully generated strictly feasible circuits (checked via cec), and demonstrated significant effectiveness in reducing circuit size. (However, the efficiency still needs to be improved, especially for MCTS)

| p (Node ID) | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
|--|----|-----------------------|----|-----------------------|-----------------------|----|----|---------------------|-----------------------|-----------------------|----|-----------------------|-----------------------|
| en | ٨ | <i>C</i> ₁ | Λ | <i>C</i> ₂ | <i>C</i> ₃ | Λ | Λ | $\overline{\wedge}$ | <i>c</i> ₁ | <i>C</i> ₄ | Λ | <i>C</i> ₃ | <i>C</i> ₄ |
| ediate Reward | -1 | 0 | -1 | 0 | 0 | -1 | -1 | -1 | 0 | 1 | -1 | 0 | 2 |
| ulative Reward | -1 | -1 | -2 | -2 | -2 | -3 | -4 | -5 | -5 | -4 | -5 | -5 | -3 |
| Node 7 is replaced by the green node in the whole circuit. Node 11 is dereferenced after replacement. | | | | | | | | | | | | | |

| | Avg. Improv. | Time cost |
|---------|--------------|------------|
| | 15.42% | <0.01s |
| n) | 21.16% | 1-300s |
| nt) | 18.55% | 1-250s |
| | 23.23% | 1-285s |
| | 26.02% | 300-31000s |
| ed DAG- | 30.19% | 240-35000s |



